

Architecture at the End of Moore

S. Kaxiras

Division of Computer Systems, Department of Information Technology

Uppsala University

Box 337

SE-751 05 Uppsala

In this work we examine the evolution of architectural features at the end of silicon scaling. In particular, we will expand on power constraints and Dark Silicon, i.e., the inability of keeping all of the cores active under power constraints [1]; reliability issues that will render our architectures stochastic [2], and power-efficiency in relation to the still growing Memory-Wall problem [3,4]. We will discuss the current trends in computer architecture, in particular the trend towards heterogeneous architectures [5] and how this might affect interfacing with novel devices. While CMOS-based computing is here to stay for quite some time after the end of Moore's law, we will attempt to surmise in what respect novel devices can integrate with CMOS and ameliorate some of its problems.

References

- [1] Hadi Esmaeilzadeh, Emily Blem, Renee St. Amant, Karthikeyan Sankaralingam, and Doug Burger. 2011. "Dark silicon and the end of multicore scaling." In *Proceeding of the 38th annual international symposium on Computer architecture* (ISCA '11). ACM, New York, NY, USA, 365-376. DOI=10.1145/2000064.2000108 <http://doi.acm.org/10.1145/2000064.2000108>
- [2] Shanbhag, Naresh R.; Abdallah, Rami A.; Kumar, Rakesh; Jones, Douglas L.; "Stochastic computation" Design Automation Conference (DAC), 2010 47th ACM/IEEE. June 2010
- [3] Georgios Keramidas, Vasileios Spiliopoulos, and Stefanos Kaxiras. 2010. Interval-based models for run-time DVFS orchestration in superscalar processors. In *Proceedings of the 7th ACM international conference on Computing frontiers* (CF '10). ACM, New York, NY, USA, 287-296. DOI=10.1145/1787275.1787338 <http://doi.acm.org/10.1145/1787275.1787338>
- [4] Spiliopoulos, V.; Kaxiras, S.; Keramidas, G.; "Green governors: A framework for Continuously Adaptive DVFS," Green Computing Conference and Workshops (IGCC), 2011 International, July 2011.
- [5] Kumar, R.; Tullsen, D.M.; Jouppi, N.P.; Ranganathan, P.; "Heterogeneous chip multiprocessors." IEEE Computer, pp. 32 – 38, Vol. 38 No. 11, Nov. 2005.