



Realizations of complex logic operations at the nanoscale

F. Remacle University of Liège, Belgium







FP7 FET proactive Nano-ICT 215750 : New Functionalities

MOLOC

MOlecular LOgic Circuits









Objectives

Realize complex logic operations at the hardware level at the nanoscale

Beyond the switching paradigm :

- provide the foundation of a **Post-Boolean** approach
- provide new logic schemes that enables complex logic functions

Experimental realizations of

- logic circuits (Boolean) directly implemented at the hardware level
- multivalued logic circuits (ternary multiplier and ternary adder)
- search and identification function algorithm as a finite state machine







Quasi classical approach

- encode Boolean or multi-valued variables in the discrete charge, energy or conformational states of confined molecular or nano systems.
- provide inputs as a selective perturbation that induces specific transitions between these states.
- processing of information is performed by the quantum dynamics of the multi state system.
- the outputs are a probe of the final states.

Different from quantum computing : no information is encoded into the phase of the wave function.







Implementations of electrically addressed logic circuits at the hardware level

Transport through a single atom in a silicon transistor (SAT).





TU- Delft School of Physics & CQC²T University of New South Wales Australia











Assignment of the level spectrum of the As dopant atom from the stability maps of a FinFET transistor





Lansberger et al, Nature Physics, 4, 656 (2008)

2nd AtMol meeting, January 2012





Physical realization of a cascade of two full binary adders



SAT : half addition A_i + B_i
 CIB : FET + load resistor :
 V_i is the arithmetic sum A_i + B_i + C_{i-1}
 A SET decodes the arithmetic sum to a Boolean variable

•multivalued logic scheme
•CMOS compatible
•scalable
•each full addition requires 4 transistors
reduces the number of switches by a factor 7

J.A. Mol, J. Verduijn, R. D. Levine, F. Remacle and S. Rogge, PNAS, 108, 13969 (2011).

M. Klein, G. P. Lansbergen, J. A. Mol, S. Rogge, R. D. Levine, and F. Remacle, ChemPhysChem. **10**: 162-173, 2009.



Half addition performed by the SAT



CIB and decoder to Boolean

 $V_i = A_i + B_i + V_{i-1}$



CIB : carry in buffer , made of

- a load resistor (converts I_{i-1} to V_{i-1})
- a carry in FET opened if the arithmetic sum, V_{i-1} , is larger than 1 $(C_i = 1)$.
- provides gain

 SET_i converts the a.s. to a Boolean signal. The conversion is implemented using the periodicity of the SET. V_i is applied to the gate of the SET and gives a current that corresponds to S_i

a.s is a four valued signal

Α	В	C _{in}	a.s.	C _{out}	S
0	0	0	0	0	0
0	1	0	1	0	1
1	0	0	1	0	1
1	1	0	2	1	0
0	0	1	1	0	1
0	1	1	2	1	0
1	0	1	2	1	0
1	1	1	3	1	1





Perspective : engineer molecular structure in Silicon

Interactions in molecular structures: dopant placement









effective mass model for the two dopant molecule

$$H(t) = -\left[\frac{\hbar^2}{2m_{\perp}}\left(\frac{\partial^2}{\partial x^2} + \frac{\partial^2}{\partial y^2}\right) + \frac{\hbar^2}{2m_{\parallel}}\frac{\partial^2}{\partial z^2}\right] + e\mathbf{F}(t)\cdot r - \sum_{i=1}^2 \frac{e^2}{\varepsilon_{\rm Si}\sqrt{(x-x_i)^2 + y^2 + (z-z_i)^2}} + \sum_{i=1}^2 \frac{Qe^2}{\varepsilon_{\rm Si}\sqrt{(x-x_i)^2 + y^2 + (z-z_i)^2}} - \frac{Qe^2}{4\varepsilon_{\rm Si}z}$$

Time –dependent Hamiltonian is solved on a 3D grid

$$\begin{cases} m_{\perp} = 0.191m_{e} \\ m_{\parallel} = 0.916m_{e} \end{cases} \qquad Q = \left(\varepsilon_{\text{SiO}_{2}} - \varepsilon_{\text{Si}}\right) / \left(\varepsilon_{\text{SiO}_{2}} + \varepsilon_{\text{Si}}\right) \qquad \begin{cases} \varepsilon_{\text{Si}} = 11.4 \\ \varepsilon_{\text{SiO}_{2}} = 3.8 \end{cases}$$

Y. Yan, J. A. Mol, J. Verduijn, S. Rogge, R. D. Levine, and F. Remacle, J. Phys. Chem. C 114: 20380-20386, 2010.



SEVENTHERE Control of the localization of the charge by a static gate field





Cyclable full adder implemented on dopant molecule addressed by a pulse gate voltage





second half addition

int sum	voltage pulse	XOR final sum	AND (c2)	INH
L+R (0)	0	L+R (0)	0	0
L+R (0)	1	$LR^{+}(1)$	0	1
LR+ (1)	0	LR+ (1)	0	0
LR ⁺ (1)	1	L+R (0)	1	0







Y. Yan, J. A. Mol, J. Verduijn, S. Rogge, R. D. Levine, and F. Remacle, J. Phys. Chem. C 114: 20380-20386, 2010.







Multivalued logic : implementation of ternary logic circuits

A ternary multiplier on a Si NP



I. Medalsy, M. Klein, A. Heyman, O. Shoseyov, F. Remacle, R. D. Levine, and D. Porath, Nature Nanotechnology **5**: 451-457, 2010.





G. P. Lansbergen, M. Klein, S. Rogge, R. D. Levine and F. Remacle. Applied Physics Letters 2010, **96**, 043107



Scheme for the balanced ternary addition

a *n* trit number, $t_n t_{n-1} \dots t_0$ corresponds to the decimal number $d : d = \sum_{i=0}^n t_i 3^i$ addition : d = x + y + z $\begin{cases} t_{carry} = \left[\frac{d}{3}\right] \\ t_{sum} = d - t_{carry} 3\end{cases}$

$$z = -1 \qquad \qquad z = 0 \qquad \qquad z = 1$$

sum	<u>1</u>	0	1		sum	<u>1</u>	0	1	sum	<u>1</u>	0	1
1	<u>1</u>	0	1	1	1	0	1	<u>1</u>	1	1	<u>1</u>	<u>0</u>
0	1	<u>1</u>	0		0	<u>1</u>	0	1	0	0	1	<u>1</u>
<u>1</u>	0	1	<u>1</u>		<u>1</u>	1	<u>1</u>	0	<u>1</u>	<u>1</u>	0	1
carry	<u>1</u>	0	1		carry	<u>1</u>	0	1	carry	<u>1</u>	0	1
carry 1	<u>1</u> 0	0 0	1 0	1	carry 1	<u>1</u> 0	0 0	1 1	carry 1	<u>1</u> 0	0 1	1
carry 1 0	<u>1</u> 0 <u>1</u>	0 0 0	1 0 0	1	carry 1 0	1 0 0	0 0 0	1 1 0	carry 1 0	1 0 0	0 1 0	1 1

2nd AtMol meeting, January 2012



J. A. Mol, J. v. d. Heijden, J. Verduijn, M. Klein, F. Remacle, and S. Rogge, Appl. Phys. Lett., 99, 263109, 2011.



Balanced ternary adder





x and y are mapped to the top and the side gates.

z is mapped in the value of the back gate

- cascadable
- scalable
 - process three ternary numbers
- inherently ternary





Implementing a search algorithm addressing a SAT with a pulsed gate voltage

Aim : identifying one of the four functions of one bit

X	$F_1(x)$	$F_2(x)$	$F_3(x)$	$F_4(x)$
0	0	1	0	1
1	0	1	1	0

Using a quasiclassical algorithm, we can identifying which function of one bit has been computed (by the Oracle) by the oracle in one query.

B. Fresch, J. Verduijn, J. A. Mol, S. Rogge, and F. Remacle, 2012, submitted





Experimental set-up











Kinetic description of the relaxation between the two states

$$\mathbf{P} = \left\{ P_{GS}, P_{ES}, P_0 \right\} \quad P_0 = 1 - P_{GS} - P_{ES}$$

$$\mathbf{K}(t) = \begin{pmatrix} -\left(\Gamma_{GS,R} + \Gamma_{GS,L}\right) & W & \left(\Gamma_{R,GS} + \Gamma_{L,GS}\right) \\ 0 & -\left(\Gamma_{ES,R} + \Gamma_{ES,L} + W\right) & \left(\Gamma_{R,ES} + \Gamma_{L,ES}\right) \\ \left(\Gamma_{GS,R} + \Gamma_{GS,L}\right) & \left(\Gamma_{ES,R} + \Gamma_{ES,L}\right) & -\left(\Gamma_{R,GS} + \Gamma_{L,GS} + \Gamma_{R,ES} + \Gamma_{L,ES}\right) \end{pmatrix}$$

W : relaxation rate between the GS and the ES induced by coupling to the phonons

$$d\mathbf{P}(t)/dt = \mathbf{K}(t)\mathbf{P}(t)$$



one electron at the time on the SAT

2nd AtMol meeting, January 2012





Four double pulse profile are used to encode the four functions









output : stationary current

$$\overline{I}(T) = \left| e \right| \left\langle n \right\rangle_T / T \qquad T = t_{prep} + t_1 + t_2 + t_{reset}$$

 $\langle n \rangle_T$ is the average number of electrons tunneling through the SAT during T

$$\left\langle n \right\rangle_{T} = \int_{0}^{T-t_{reset}} \Gamma(t) \cdot \mathbf{P}(t) dt + \left\langle n \right\rangle_{reset}$$

$$= \int_{0}^{T-t_{reset}} dt \left(\Gamma_{GS,R}(t) P_{GS}(t) + \Gamma_{ES,R}(t) P_{ES}(t) \right) + \left\langle n \right\rangle_{reset}$$

$$\Gamma(t) = \left(\Gamma_{GS,R}, \Gamma_{ES,R}, 0 \right)$$







Computing the four functions

$$x = 1 \implies P_{GS}(0) = 1$$
 realized by applying $V_g = V_H$ for t_{prep}
 $x = 0 \implies P_0(0) = 1$ realized by applying by applying V_L to empty the dot



Purely classical identification scheme requires two queries







one query identification using a quasiclassical scheme

Prepare an initial probability vector that is a superposition of P_{GS} and P_0

canonical basis:
$$\mathbf{e}_1 = \begin{pmatrix} 1 \\ 0 \\ 0 \end{pmatrix} \mathbf{e}_2 = \begin{pmatrix} 0 \\ 1 \\ 0 \end{pmatrix} \mathbf{e}_2 = \begin{pmatrix} 0 \\ 0 \\ 1 \end{pmatrix} \begin{pmatrix} P_{GS} \\ P_{ES} \\ P_0 \end{pmatrix}$$

 $\mathbf{P}(\mathbf{0}) = c_1 \mathbf{e}_1 + c_3 \mathbf{e}_3 \equiv c_1 \begin{bmatrix} x = 1 \end{bmatrix} + c_3 \begin{bmatrix} x = 0 \end{bmatrix}$

The kinetic scheme is linear, the general solution is

$$\mathbf{P}(t) = \Pi(t)\mathbf{c} \qquad \Pi(t) = \begin{bmatrix} \mathbf{e}_1(t), \mathbf{e}_2(t), \mathbf{e}_3(t) \end{bmatrix}$$

The output is linear too
$$\langle n \rangle_T = c_1 \langle n \rangle_T^{x=1} + c_3 \langle n \rangle_T^{x=0}$$







using a superposition, one can in one query

- solve the Deutsch problem : is the function balanced or constant ?
- identify the function : one out of 4 possibilities









Concluding remarks

- Multi-valued variables are inherent to the molecular and nanoscale.
- SAT's are CMOS compatible (no problem with undefined contact, interfacing with the macroscopic world).
- Atomic scale deterministic doping allows to reduce the variability problem.
- Quasiclassical parallelism can be implemented in the solid state using pulsed gate voltages.

